

FIG. 1A (PRIOR ART)

FIG. 1B (PRIOR ART)





FIG. 1C (PRIOR ART)






FIG. 2B ↓

FIG. 2A

FIG. 2A ↑




FIG. 2B

FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A






FIG. 5B




FIG. 6




FIG. 7B






FIG. 8A



○ : Each can be bi-directional, tri-statable

FIG. 8B



— : Bus consisting of lines

□ : I/O

□ : Logic Cluster next to I/O

FIG. 7A

